|Alguien dijo ...|
|La formulación de un problema, es más importante que su solución,|
Científico estadounidense de origen alemán.
|AMI Semiconductor Continues to Lead the Industry in FPGA-to-ASIC Conversions|
Pocatello, Idaho – AMI Semiconductor, Inc., a designer and manufacturer of state-of-the-art structured digital and integrated mixed-signal products, today announced the capability to convert 1.2 volt, 90nm FPGAs to 130nm cell-based ASICs. This competency supports OEMs moving from expensive, high-density FPGAs for prototyping to more cost-effective ASICs for production.
AMIS is the first company to provide drop-in replacement components for Altera and Xilinx 90nm FPGAs targeting communications (wired and wireless telecom and datacom) and military/commercial avionics application-markets. AMIS ASICs match the core voltage, package and IP of the original FPGAs, reducing customer costs and power consumption as they move from prototype to production silicon.
”Many design engineers select FPGAs for prototyping, but once their product is ready to move into production they find that conversion to cost-effective ASICs can be painful, time consuming and expensive. We are the partner that takes the pain out of FPGA-to-ASIC drop-in conversions with our flexible design interface and key IP functions,” said Mike O’Neill, senior vice president of structured digital products at AMI Semiconductor. “Our customers are increasingly taking advantage of our hybrid design flow to combine FPGA sub-system prototypes with ASIC IP to create highly integrated ASIC solutions.”
AMI Semiconductor’s standard cell product technology supports a wide range of I/O standards including SSTL, HSTL, LVPECL, and LVDS. Memory compilers and register file memories with integrated BIST and redundancy support a wide range of sizes and applications. High-speed, low-jitter PLLs are integrated with clock-tree synthesis to support high-performance system operation. Advanced digital clock management functions employing DLL technology will complete the FPGA timing generator conversion capability. DDR2 PHYs and controllers interface to industry-standard off-chip memories. PCI-Express SerDes running at 2.5Gbps will be supported from the physical layer to the transaction layer via the PIPE interface. A full range of 32-bit processors and supporting peripherals are available to round out the product offering. Moving forward, the IP portfolio will grow to include Gigabit Ethernet, XAUI, USB 2.0, and other high-speed interfaces.
In addition to supporting a traditional RTL design flow, inputs from a variety of sources can be accepted as well, including RTL designs and netlists targeting other ASIC and FPGA technologies. AMI Semiconductor’s hybrid design flow includes full design for test (DFT) capability for at-speed test, memory BIST, timing-driven layout, clock-tree synthesis, and signal-integrity checking.
For additional information on AMI Semiconductor’s structured digital products, including its full line of standard cell, XLArray™ and XPressArray® product families, visit: https://www.amis.com/products/structured_digital/.
Miércoles, 15 Noviembre, 2006 - 10:03