|Alguien dijo ...|
|La creencia en el valor de la verdad científica no procede de la naturaleza, sino que es producto de determinadas culturas.|
Economista, político y sociólogo alemán.
|Actel and HDL Works Announce Optimization of Graphical HDL Design
Entry Environment for Actel Design Flow|
CAMBERLEY, UK and EDE, Netherlands — Actel
Corporation and HDL Works today announced the optimization of HDL Works' EASE design entry tool for Actel's
Libero Integrated Design Environment (IDE) design flow. The EASE Graphical HDL Design Entry environment provides a
fast and accurate way for design entry, modification and maintenance of VHDL, Verilog and mixed-language designs for
FPGAs and ASICs. Furthermore, the two companies announced the addition of HDL Works to Actel's EDA Alliance
An optimized HDL tool flow is important for all Actel customers that produce and maintain complex HDL
designs. Siemens is one of those customers that identified this need.
"We've used EASE for
implementation of many designs in Actel devices very successfully. The major benefit we experience is the enormous
reduction in time necessary for editing, debugging and modifying the HDL code," said Thomas Rode, design manager for
Siemens' automotive and drives division in Nürnberg, Germany. "The close integration of the design tools reduces
design time and eases the interaction between the different stages of the design flow, which greatly enhances
productivity and optimizes exploration of multiple design implementations."
HDL Works has
optimized EASE for the Libero IDE flow, offering the Libero users easy access to all features available in EASE via
an enhanced and intuitive interface.
"We have customers in many different markets, including the
high-reliability segments where Actel FPGAs are a popular choice. This integration offers our mutual customers the
right toolset for the ever increasing complexity for high-end FPGA designs," said Willem Gruter, president and CEO
of HDL Works.
"We are pleased to partner with HDL Works because EASE complements the Libero IDE
and offers the combination of both power and ease of use that FPGA designers value," said Saloni Howard-Sarin,
director of antifuse and tools marketing at Actel. "When our customers use EASE, they can save time and money by
eliminating costly errors in HDL code. They can then use the RTL generated by EASE in the Libero environment to
complete their design."
EASE is a design entry tool that gives users the choice of graphical or
text-based HDL entry. This choice provides designers with the perfect combination of using their language of choice
while improving productivity by using the power of EASE for documentation, communication, editing, propagating
changes through the design hierarchy and exploring different implementations. EASE automatically generates optimized
HDL code in either VHDL or Verilog. In addition, it supports industry standard version control environments for
design and configuration management.
Martes, 26 Julio, 2005 - 05:44